Whenever a design is completed, there should be some kind of sign-off review....

Designing FPGAs which use a single clock domain is a luxury that very few of us have. Modern FPGA designs must cope with multiple clocks of different frequencies....

When you have identified the CDC paths in your design using the techniques in Part 1, you then need to fix them....